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Abstract 
Presented here is a method for wafer-level hermetic packaging at low temperature and with electrical feedthroughs, which is 
demonstrated on a microreactor. The packaging is done by Si-Si fusion bonding. This is achieved by protecting the silicon 
surface with thermal oxide and fabricating all the components in recesses. The protective oxide is removed by BHF, in order to 
preserve the initial very low roughness of silicon. The device has a channel accessible by an inlet and an outlet. A metal heater 
allows the temperature control inside the reaction chamber. The lateral feedthrough is achieved by sealing the chamber by a 
localized PECVD TEOS deposition through a shadow mask. The packaging method is compatible with low melting point metals.  
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1. Introduction 
Silicon-based MEMS devices can be fabricated in large scale by using the standard technology developed for IC 
processes. Nevertheless, MEMS have different requirement with respect to IC packaging. Unlike IC devices, MEMS 
interfaces with the environment and the package is a part of the complete system, in order to allow its correct 
operation. In most of the cases, MEMS packaging is a challenge because non-standard solutions have to be worked 
out, thus making final assembling and packaging the most critical and expensive steps in MEMS fabrication. The 
cost of the packaging can represent up to 75% of the sale price of the MEMS device [1]. In general a MEMS 
package has to fulfil several requirements, such as hermetic capability and sealed electrical feedthrough [2]. High 
productivity and low cost can be only achieved by wafer-level packaging, since all the devices can be processed at 
once thus eliminating time-consuming steps for individual chip-packaging. In applications where materials 
compatibility is an issue, fusion bonding (also called direct bonding) is often the most attractive technique, since no 
intermediate layers are required. On the other hand, direct bonding is only possible if special surface conditions are 
met. In fact, the spontaneous fusion of two silicon surfaces takes place when their RMS roughness is below 0.5 nm 
[3] and no particles larger than 0.5 µm are present. This imposes severe restrictions to the cleanroom processes. 
Moreover, to provide the compatibility with temperature sensitive materials or processes, a low-temperature 
packaging is desirable. Electrical feedthrough between the device inside and the bondpads outside the cavity is often 
a challenge and it can be the source of leakage, thus spoiling the sealing ensured by the wafer bonding.  Previously 
reported techniques are through wafer interconnect [4] or buried highly doped lines [5] that allow respectively 
vertical and lateral electrical feedthrough. In this paper a low-temperature packaging procedure at wafer-level with 
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 lateral feedthrough by fusion bonding and local PECVD TEOS deposition. It is demonstrated on a MEMS 
microreactor, that consists of a reaction chamber accessible by an in- and an out-let and a 4-contact pads Al heater 
for the temperature control inside the chamber. 
 
2.  Design  
The microreactor consists of two 10x3.3 mm bulk-micromachined halves processed on two different wafers. The 
channel is created etching a 2 µm-deep cavity in the central region of the die, while the flat and smooth silicon 
surface on the edges of the die is used for the fusion bonding (Fig.1). The surface meant for fusion bonding is 
covered during the entire process by a protective silicon oxide layer that prevents silicon roughness from increasing. 
Before bonding, the protective layer is gently removed in a BHF bath. The microreactor has a single channel 0.8 µm 
high that is accessible through one in- and one out-let opened on the bottom half. In the middle of the channel a 
four-pads Al-spiralled heater is fabricated for the temperature control inside the chamber. In correspondence of the 
heater, 1 mm2 SiNx membranes (500 nm thick) released on top and bottom die allow a good thermal insulation. 
Electrical feedthrough between the device inside and the bondpads outside the cavity is done horizontally. As 
seen in Fig.1, because of the lateral feedthrough one edge of the device is not sealed after fusion bonding. A local 
PECVD TEOS deposition hermetically seals the channel at wafer level. 
 
 
Fig.1 Schematic 3-D cross section showing one contact pad of the Al heater for the electrical feedthrough 
     
Fig.2 Schematic process flow       Fig.3 Infrared image of bonded wafers    
3. Fabrication  
The microreactor is assembled by bonding two halves at wafer-level. In order to achieve a strong fusion bonding, 
the surfaces need to be very smooth (RMS roughness less than 0.5 nm) and clean (particles larger than 0.5 µm give 
cm-size voids) [3]. To test that the wafers are sufficiently smooth we characterised the surface by AFM 
measurement that gives a RMS roughness value smaller than 0.1 nm. Any processing step on the surface degrades 
its smoothness.  
We have therefore adopted the "wrapping" technique, where the bonding surface is protected during processing. 
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3.1. Pre-bonding processing 
The first step of the process is the growth of a 300 nm thermal oxide is grown on 100-mm diameter single-side 
polished wafers to protect the front-side (Fig.2a). DRIE is used to create a 2 µm-deep recess that defines the flow 
channel (Fig.2b). A 500 nm low-stress LPCVD SiNx is then deposited and only on the bottom half a 375nm thick 
Al-spiralled heater is sputtered and patterned (Fig.2c). The heater is then covered by a 400nm PECVD SiN, 
deposited at 400°C. 
On the back-side windows for KOH etch are opened, to define in- and out-let of the channel (bottom half), SiN 
membrane in the middle of the channel (on bottom and top half) and the contact pads access (only on the top half).  
Before bonding, "unwrapping" is done: the stack of SiN layers is dry etched, stopping on the protective oxide that 
is then stripped in BHF, thus uncovering the smooth original silicon surface. With RCA-1 cleaning at 75°C a clean 
and hydrophilic surface is obtained. The PECVD SiN that covers the heater prevents Al from being etched during 
this step. AFM measurements on the bonding surface yields a roughness that has increased only marginally, thus 
demonstrating the silicon oxide grown at the beginning of the process works as a good protective layer. Wafers are 
aligned and brought into close contact: the clean and hydrophilic surfaces spontaneously bond together (Fig.2d). A 
post-bonding thermal annealing at 400°C is performed in order to increase the bonding strength. Only small voids 
are observed after infrared inspection of the bonded pair (Fig.3).  
3.2. Post-bonding processing 
Next, low-stress LPCVD SiN membranes are released in 33 wt% KOH at 85°C (Fig.2e) through the windows 
opened before bonding on the back-side of the two halves. The large membranes in the middle of the channel define 
the reaction chamber. In- and out-let are etched on the bottom wafer, while on the top wafer silicon is etched to 
uncover the contact pads (Fig.1).  These membranes are dry-etched through silicon shadow mask.  
In Fig.4 the bottom die is shown: in- and out-let are open on the two sides of the channel, while the 1x1 mm2 SiN 
membrane is visible in the centre of the reaction chamber. The Al-spiral heater lies on the SiN membrane. 
After the dry-etch of the LPCVD SiN membrane above the contact pads, the channel is no longer closed, since a 
2 µm gap is now present between bottom and top half on the side of the lateral feedthrough (Fig.1).   
In order to ensure the hermeticity of the channel, this side has to be sealed. The sealing is achieved by deposition 
of a 3 µm-thick PECVD TEOS at 350°C. For pattering we use a silicon shadow mask, thus preventing the wetting of 
the wafer and awkward resist deposition. The procedure is sketched in Fig.5. The alignment is not critical, since the 
size of the openings is around 3x2mm and therefore a rough alignment on the primary flat is already sufficient. After 
deposition, the shadow mask is easily removed without causing any breaking of the PECVD TEOS layer. The SEM 
pictures in Fig.6 show that the sealing and the electrical feedthrough are successfully achieved. 
As last step, 400 nm PECVD SiN is dry-etched to open the contact pads: the step is performed at wafer-level with 
the aid of another silicon shadow mask.  
 
       
         Fig.4 Bottom die                Fig.5 Schematic cross-section of the in-situ sealing by PECVD TEOS for the feedthrough 
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Fig. 6. (a) SEM cross-section: the channel is sealed by PECVD TEOS (b) SEM top-view showing the feedthrough 
 
4. Testing 
The device was tested by measuring the flow rate and the hermeticity of the channel. 
The flow rate was measured connecting the outlet to vacuum and the inlet to air at ambient pressure: the 
generated  flow is 0.01 sccm, thus proving that in- and out-let are effectively open. 
Hermeticity was tested loading the device in a vacuum chamber on a dedicated testing fixture with O-ring seals 
that provides connections of in-let and out- let. The pressure in the chamber was reduced down to 9·10-7 mbar. By 
opening the inlet valve, air could flow through the channel without causing pressure increase in the vacuum 
chamber. 
5. Conclusions 
This paper demonstrates a low-temperature packaging procedure that allows the fabrication of a hermetic 
microreactor with a lateral feedthrough by using all steps compatible with common IC processes, performed at 
wafer-level. The low temperature fusion bonding can be combined with lateral feedthrough. The final sealing is 
obtained by means of a local PECVD TEOS deposition through a silicon wafer shadow mask. Moreover, in- and 
out-let of the channel have been opened as last processing step with the use of another silicon shadow mask.  
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